



# W241024

## 128K × 8 CMOS STATIC RAM

### GENERAL DESCRIPTION


The W241024 is a slow speed, low power CMOS static RAM organized as 131072×8 bits that operates on a single 5-volt power supply. This device is manufactured using Winbond's high performance CMOS technology.

Slow Speed  
CMOS SRAMs


### FEATURES

- **Low power consumption:**
  - Active: 300mW (typ.)
  - Standby: 5 $\mu$ W (typ.) (LL-version)  
10 $\mu$ W (typ.) (L-version)
- **Access time: 70/100 nS (max.)**
- **Single +5V power supply**
- **Fully static operation**
- **All inputs and outputs directly TTL compatible**
- **Three state outputs**
- **Battery back-up operation capability**
- **Data retention voltage: 2V (min.)**
- **Available packages: 32-pin 600mil DIP and 450mil SOP**

### PIN CONFIGURATION



### BLOCK DIAGRAM



### PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0-A16	Address Inputs
I/O1-I/O8	Data Inputs/Outputs
CS1, CS2	Chip Select Inputs
WE	Write Enable Input
OE	Output Enable Input
VDD	Power Supply
Vss	Ground
NC	No Connection



## DC CHARACTERISTICS

### ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
Supply Voltage to V <sub>SS</sub> Potential	-0.5 to +7.0	V
Inputs/Outputs to V <sub>SS</sub> Potential	-0.5 to V <sub>DD</sub> +0.5	V
Allowable Power Dissipation	1.0	W
Storage Temperature	-65 to +150	°C
Operating Temperature	0 to +70	°C

### TRUTH TABLE

CS1	CS2	OE	WE	MODE	I/O1-I/O8	V <sub>DD</sub> CURRENT
H	X	X	X	Not Selected	High Z	I <sub>SB</sub> , I <sub>SB1</sub>
X	L	X	X	Not Selected	High Z	I <sub>SB</sub> , I <sub>SB1</sub>
L	H	H	H	Output Disable	High Z	I <sub>DD</sub>
L	H	L	H	Read	Data Out	I <sub>DD</sub>
L	H	X	L	Write	Data In	I <sub>DD</sub>

### OPERATING CHARACTERISTICS

(V<sub>DD</sub> = 5V ± 10%, V<sub>SS</sub> = 0V, T<sub>a</sub> = 0 to 70 °C)

PARAMETER	SYM.	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Input Low Voltage	V <sub>IL</sub>	-	-0.5	-	+0.8	V	
Input High Voltage	V <sub>IH</sub>	-	+2.2	-	V <sub>DD</sub> +0.5	V	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>	-2	-	+2	μA	
Output Leakage Current	I <sub>LO</sub>	V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>DD</sub> CS1 = V <sub>IH</sub> or CS2 = V <sub>IL</sub> or OE = V <sub>IH</sub> or WE = V <sub>IL</sub>	-2	-	+2	μA	
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = +4.0mA	-	-	0.4	V	
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1.0mA	2.4	-	-	V	
Operating Power Supply Current	I <sub>DD</sub>	CS1 = V <sub>IL</sub> , CS2 = V <sub>IH</sub> I/O = 0mA, Cycle = MIN Duty = 100%	70	-	-	80	mA
			100	-	-	70	mA
Standby Power Supply Current	I <sub>SB</sub>	CS1 = V <sub>IH</sub> or CS2 = V <sub>IL</sub>	-	-	-	3	mA
			I <sub>SB1</sub>	CS1 ≥ V <sub>DD</sub> -0.2V or CS2 ≤ 0.2V	LL	-	-
	L	-			-	100	μA

Note: Typical characteristics are at V<sub>DD</sub> = 5V, T<sub>a</sub> = 25 °C.

## CAPACITANCE

( $V_{DD} = 5V$ ,  $T_a = 25^\circ C$ ,  $f = 1MHz$ )

PARAMETER	SYM.	CONDITIONS	MAX.	UNIT
Input Capacitance	$C_{IN}$	$V_{IN} = 0V$	6	pF
Input/Output Capacitance	$C_{I/O}$	$V_{OUT} = 0V$	8	pF


Slow Speed  
CMOS SRAMs

Note: These parameters are sampled but not 100% tested.

## AC TEST CONDITIONS

PARAMETER	CONDITIONS
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	5nS
Input and Output Timing Reference Level	1.5V
Output Load	$C_L = 100pF$ , $I_{OH}/I_{OL} = -1mA/4mA$

## AC TEST LOADS AND WAVEFORM





## AC CHARACTERISTICS

( $V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = 0$  to  $70^\circ C$ )

### (1) READ CYCLE

PARAMETER	SYM.	W241024-70		W241024-10		UNIT	
		MIN.	MAX.	MIN.	MAX.		
Read Cycle Time	TRC	70	-	100	-	nS	
Address Access Time	TAA	-	70	-	100	nS	
Chip Select Access Time	CS1	TACS1	-	70	-	100	nS
	CS2	TACS2	-	70	-	100	nS
Output Enable to Output Valid	TAOE	-	35	-	50	nS	
Chip Selection to Output in Low Z	CS1	TCLZ1	10	-	10	-	nS
	CS2	TCLZ2	10	-	10	-	nS
Output Enable to Output in Low Z	TOLZ	5	-	5	-	nS	
Chip Deselection to Output in High Z	CS1	TCHZ1	-	30	-	35	nS
	CS2	TCHZ2	-	30	-	35	nS
Output Disable to Output in High Z	TOHZ	-	30	-	35	nS	
Output Hold from Address Change	TOH	5	-	10	-	nS	


### (2) WRITE CYCLE

PARAMETER	SYM.	W241024-70		W241024-10		UNIT	
		MIN.	MAX.	MIN.	MAX.		
Write Cycle Time	TWC	70	-	100	-	nS	
Chip Selection to End of Write	TCW	60	-	80	-	nS	
Address Valid to End of Write	TAW	60	-	80	-	nS	
Address Setup Time	TAS	0	-	0	-	nS	
Write Pulse Width	TWP	40	-	60	-	nS	
Write Recovery Time	CS1, WE	TWR1	0	-	0	-	nS
	CS2	TWR2	0	-	0	-	nS
Data Valid to End of Write	TDW	30	-	40	-	nS	
Data Hold from End of Write	TDH	0	-	0	-	nS	
Write to Output in High Z	TWHZ	-	30	-	30	nS	
Output Disable to Output in High Z	TOHZ	-	30	-	30	nS	
Output Active from End of Write	TOW	0	-	0	-	nS	




**TIMING WAVEFORMS**

**READ CYCLE 1**  
(Address Controlled)




Slow Speed  
CMOS SRAMs


**READ CYCLE 2**  
(Chip Select Controlled)



**READ CYCLE 3**  
(Output Enable Controlled)




### WRITE CYCLE 1



### WRITE CYCLE 2

( $\overline{OE} = V_{IL}$  Fixed)



#### Notes:

1. During this period, I/O pins are in the output state, so input signals of opposite phase to the outputs should not be applied.
2. The data output from D<sub>OUT</sub> are the same as the data written to D<sub>IN</sub> during the write cycle.
3. D<sub>OUT</sub> provides the read data for the next address.
4. Transition is measured  $\pm 500\text{mV}$  from steady state with  $C_L = 5\text{pF}$ . This parameter is guaranteed but not 100% tested.

## DATA RETENTION CHARACTERISTICS


( $T_a = 0$  to  $70^\circ\text{C}$ )

PARAMETER	SYM.	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DD</sub> for Data Retention	V <sub>DR</sub>	CS1 $\geq$ V <sub>DD</sub> -0.2V, or CS2 $\leq$ 0.2V	2.0	-	-	V
Data Retention Current	I <sub>DDDR</sub>	CS1 $\geq$ V <sub>DD</sub> -0.2V, or CS2 $\leq$ 0.2V V <sub>DD</sub> = 3V	LL	-	20	$\mu\text{A}$
			L	-	50	$\mu\text{A}$
Chip Deselect to Data Retention Time	T <sub>CDR</sub>	See retention waveform	0	-	-	nS
Operation Recovery Time	T <sub>R</sub>		T <sub>RC</sub> *	-	-	nS

Slow Speed  
CMOS SRAMs

T<sub>RC</sub>\* = Read Cycle Time

## DATA RETENTION WAVEFORM



## ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	OPERATING CURRENT Max. (mA)	STANDBY CURRENT Max. (mA)	PACKAGE
W241024-70LL	70	80	0.05	600mil DIP
W241024-10L	100	80	0.1	600mil DIP
W241024S-70LL	70	80	0.05	450mil SOP
W241024S-10L	100	80	0.1	450mil SOP

### Notes:

- Winbond reserves the right to make changes to its products without prior notice.
- Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.